

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/820,691	04/08/2004	Robert A. Abraham	10031136-1	8538
7590 08/11/2005			EXAMINER	
AGILENT TECHNOLOGIES, INC.			GOODLEY, JAMES E	
Legal Department, DL429				
Intellectual Property Administration			ART UNIT	PAPER NUMBER
P.O. Box 7599			2817	
Loveland, CO 80537-0599			DATE MAIL ED. 09/11/200	e

DATE MAILED: 08/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

·		Applicant(s)
	Application No.	Applicant(s)
	10/820,691	ABRAHAM ET AL.
Office Action Summary	Examiner	Art Unit
	James E. Goodley	2817
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
Status	():	
1) Responsive to communication(s) filed on 08 A	<u>oril 2004</u> .	
2a) This action is <b>FINAL</b> . 2b) ⊠ This	action is non-final.	
3) Since this application is in condition for alloward closed in accordance with the practice under E		
Disposition of Claims		
4) ☐ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-20 is/are rejected. 7) ☐ Claim(s) 8 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	wn from consideration.	
9) The specification is objected to by the Examine		· -
10) The drawing(s) filed on is/are: a) acc		
Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct		
11) The oath or declaration is objected to by the Ex	• • • • • • • • • • • • • • • • • • • •	
Priority under 35 U.S.C. § 119	·	
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicat rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date 4/8/2004.	4)  Interview Summary Paper No(s)/Mail D 5)  Notice of Informal F 6)  Other:	

Art Unit: 2817

#### **DETAILED ACTION**

### Claim Objections

Claim 8 is objected to because of the following informalities: there is no antecedent basis for "the voltage shift-down mechanism". It appears that claim 8 should depend from claim 4 instead of claim 2. Appropriate correction is required.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-5 and 15-20 are rejected under 35 U.S.C. 102(b) as being anticipated by *Lo et al. (US 6,046,646)*, hereinafter Lo.

Regarding **claims 1-5**, and **15-18**, lines 8-15 of column 3, lines 1-11 of column 6, and Fig. 6 of Lo show a method for reducing EMI in a spread spectrum clock generation PLL circuit comprising: a voltage controlled oscillator (VCO) [324] that includes an input [317] coupled to a voltage control node [input to VCO] and an output [326] for generating a spread spectrum clock signal [F<sub>VCO</sub>] with a frequency which is proportional to the input control voltage and a VCO input voltage modulation mechanism [330'] coupled to the input voltage control node for modulating the voltage at the control node by including in the voltage modulation mechanism: a voltage shift-up mechanism [334']

Page 3

for pulling up the voltage at the VCO input node by injecting current into that node, wherein the modulation mechanism generates a shift-up control signal [triangular input directly to left of switch to engage 334'] to input to the shift-up mechanism and a shift-up control enable signal [346] to input to the shift-up mechanism; and similarly, a voltage shift-down mechanism [336'] for pulling down the voltage at the VCO input node by drawing current from that node, wherein the modulation mechanism generates a shift-down control signal [triangular input directly to left of switch to engage 336'] to input to the shift-down mechanism and a shift-down control enable signal [348] to input to the shift-down mechanism.

Regarding **claims 19-20**, Fig. 6 of Lo shows the method of claim 1 further comprising a P-counter [328] that includes an input coupled to the VCO [324], a register for storing a single P value [flip-flop 328] and an output [310]; a Q-counter [304] that includes an input [302] for receiving a reference frequency [F<sub>ref</sub>] and an output [306]; a phase detector [308] that includes a first input [306] coupled to the output of the Q counter and a second input [310] coupled to the output of the P counter and an output ["UP"] for generating a control signal [317]; a charge pump [312] coupled to the phase detector for receiving the control signal and selectively charging and discharging the voltage control node based on the control signal; and a loop filter [318].

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2817

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 6-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lo in view of *Tiede (US 6,736,474)*.

Regarding **claims 6-7**, Lo shows the circuit of claim 2 showing a voltage shift-up current source except, "wherein the voltage shift-up mechanism includes a first transistor having a drain electrode coupled to a first predetermined voltage, a source electrode, and a gate electrode for receiving a first shift-up control signal; a second transistor having a drain electrode coupled to the source electrode of the first transistor, a source electrode coupled to the VCO input voltage node, and a gate electrode for receiving a shift-up control enable signal; a plurality of transistors coupled in parallel to the first transistor; wherein each transistor includes a drain electrode that is coupled to the first predetermined voltage, a source electrode that is coupled to the drain electrode of the second transistor, and a gate electrode for receiving a corresponding shift-up control signal". However, lines 36-53 of column 2 and Fig. 3 of Tiede show a voltage shift-up mechanism [70] including a first transistor [90] having a drain electrode coupled to a first predetermined voltage [V<sub>PWR</sub>], a source electrode and a gate electrode for receiving a first shift-up control signal [80]; a second transistor [88] having a drain electrode coupled to the source electrode of the first transistor, a source electrode coupled to the VCO input voltage node [92], and a gate electrode for receiving a shift-up control enable signal [74]; a plurality of transistors [82 and 86] coupled in parallel to the first transistor wherein each transistor includes a drain electrode that is coupled to the

Art Unit: 2817

first predetermined voltage, a source electrode that is coupled to the drain electrode of the second transistor, and a gate electrode for receiving a corresponding shift-up control signal.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the voltage shift-up mechanism in the circuit of Lo by including the particular current-sourcing arrangement of Tiede for the purpose of raising the voltage at the input of the VCO in the oscillator loop, thereby raising the oscillation frequency.

Regarding claims 8-9, Lo shows the circuit of claim 4, showing a voltage shift-down current source except, "wherein the voltage shift-down mechanism includes a first transistor having a drain electrode coupled to the VCO input voltage node, a source electrode, and a gate electrode for receiving a shift-down control enable signal; a second transistor having a drain electrode coupled to the source electrode of the first transistor, a source electrode coupled to a second predetermined voltage, and a gate electrode for receiving a shift-down control signal; a plurality of transistors coupled in parallel to the second transistor; wherein each transistor includes a drain electrode that is coupled to the source of the first transistor, a source electrode that is coupled to the second predetermined voltage, and a gate electrode for receiving a corresponding shift-down control signal". However, lines 59-67 of column 2 and Fig. 5 of Tiede show a voltage shift-down mechanism [100] including a first transistor [90] having a drain electrode coupled to the VCO input voltage node [92], a source electrode and a gate electrode for receiving a shift-down control enable signal [78]; a second transistor [88]

having a drain electrode coupled to the source electrode of the first transistor, a source electrode coupled to a second predetermined voltage [V<sub>gnd</sub>], and a gate electrode for receiving a shift-down control signal [84]; a plurality of transistors [82 and 86] coupled in parallel to the first transistor wherein each transistor includes a drain electrode that is coupled to the source of the first transistor, a source electrode that is coupled to the second predetermined voltage, and a gate electrode for receiving a corresponding shift-down control signal.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the voltage shift-down mechanism in the circuit of Lo by including the particular current-sourcing arrangement of Tiede for the purpose of lowering the voltage at the input of the VCO in the oscillator loop, thereby lowering the oscillation frequency.

Claims 10-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lo in view of *Chang (US 6,606,005)*.

Regarding **claim 10**, Lo shows the circuit of claim 1 except being, "integrated in one of personal computers (PCs), computing devices, computer peripherals, office equipment, printers, network equipment, and other electronic applications where EMI reduction is needed". However, lines 13-23 in column 1 of Chang teach spreading the spectrum of a clock generator on the motherboard of a computer in order to reduce EMI.

Art Unit: 2817

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a spread spectrum clock generator on a computer motherboard in order to reduce noise generated by a traditional clock.

Regarding claims 11-12 and 14, Lo shows the circuit of claim 1, except, "wherein the phase locked loop (PLL) modulation control circuit includes a plurality of programmable delay cells (PDCs) for generating the shift-up control signals and the shift-down control signals; wherein the time delay (Delta(t)) of the delay cells is based on the modulation frequency and the number of modulation bits; wherein the delay cells are implemented as one of software and hardware." However, lines 23-28 of column 1, lines 50-59 of column 5 and Fig. 5A of Chang show a PLL programmable modulation circuit including a plurality of delay cells [35] for generating the shift-up [Vc1] and shift-down control [Vc2] signals; wherein the time delay of the delay cells is based on the modulation frequency and the number of modulation bits [2N].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the circuit of Lo by the circuit of Chang to implement a programmable array of hardware delay cells in a PLL circuit for generating shift-up and shift-down control signals for the purpose of more easily controlling current to the VCO.

Regarding **claim 13**, Lo in view of Chang discloses the circuit of claim 12, but does not specifically disclose "wherein the time delay of the delay cells are also determined by stability considerations for the PLL and the VCO characterization." However, it is inherent that the time delay constants of any components put into a

phase locked feedback loop will always need to be subject to stability considerations in the loop as a whole in order for the loop to function as an oscillator.

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Non-Patent literature document "Charge-Pump Phase-Lock Loops" by Floyd M. Gardner – IEEE Transactions on Communication, Vol. Com-28, No.11 November 1980.

## Fax/Telephone Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James E. Goodley. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert J. Pascal can be reached on (571)272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2817

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JG

Zandra V. Smith Primary Examiner